/**3 d+ l- P9 W4 w6 x
* @brief Configures the ADC clock (ADCCLK). $ p* m3 ^5 S W V8 ` * @note This function is obsolete.9 p0 a5 K& v8 a
* For proper ADC clock selection, refer to ADC_ClockModeConfig() in the ADC driver3 v7 w1 X u1 D5 v# H
* @param RCC_ADCCLK: defines the ADC clock source. This clock is derived ! t+ B. [' P$ J4 D, Q M6 g4 ~
* from the HSI14 or APB clock (PCLK). 3 a# ~2 [6 a' H4 W * This parameter can be one of the following values: 0 W0 z$ p) C+ }+ y3 S& h7 i) A * @arg RCC_ADCCLK_HSI14: ADC clock = HSI14 (14MHz) f- \ M P; g y) T W* ` * @arg RCC_ADCCLK_PCLK_Div2: ADC clock = PCLK/26 D0 w9 f/ d0 L: U
* @arg RCC_ADCCLK_PCLK_Div4: ADC clock = PCLK/4 1 ?2 p. s0 k+ h9 i) F, X2 h * @retval None) g% o9 x \" W$ p6 E- p" Z' [
*/% Z( D8 h( j9 F3 q
void RCC_ADCCLKConfig(uint32_t RCC_ADCCLK)" a4 g0 V0 d. E2 [+ X" C5 J
此函数已废弃，正确ADC时钟选择，请用函数ADC_ClockModeConfig()
微信公众号
手机版
* @brief Configures the ADC clock (ADCCLK).
* @note This function is obsolete.9 p0 a5 K& v8 a
* For proper ADC clock selection, refer to ADC_ClockModeConfig() in the ADC driver3 v7 w1 X u1 D5 v# H
* @param RCC_ADCCLK: defines the ADC clock source. This clock is derived ! t+ B. [' P$ J4 D, Q M6 g4 ~
* from the HSI14 or APB clock (PCLK).
* This parameter can be one of the following values:
* @arg RCC_ADCCLK_HSI14: ADC clock = HSI14 (14MHz)
* @arg RCC_ADCCLK_PCLK_Div2: ADC clock = PCLK/26 D0 w9 f/ d0 L: U
* @arg RCC_ADCCLK_PCLK_Div4: ADC clock = PCLK/4
* @retval None) g% o9 x \" W$ p6 E- p" Z' [
*/% Z( D8 h( j9 F3 q
void RCC_ADCCLKConfig(uint32_t RCC_ADCCLK)" a4 g0 V0 d. E2 [+ X" C5 J
此函数已废弃，正确ADC时钟选择，请用函数ADC_ClockModeConfig()
谢谢楼主分享，不错的资料
谢谢分享