STM32F0 单片机使用内部RC振荡器作为系统，软件修改
系统上电复位后，
运行如下

1. ; Reset handler routine
   * c7 L# z/ A2 L- P# L6 M7 d2 T
2. Reset_Handler PROC
   
3. EXPORT Reset_Handler [WEAK]
   
4. IMPORT __main
   2 F5 H) q0 g, k& ]6 w" T
5. IMPORT SystemInit
   - j* h# T( w3 _6 k5 O
6. LDR R0, =SystemInit
   ; S( k! e' V" K1 v* E: L+ G0 b
7. BLX R0
   8 t$ P) U+ I1 m9 ?$ z; ]% L
8. LDR R0, =__main
   
9. BX R0
   7 x+ }8 a  B3 a: N
10. ENDP

复制代码

9 ]9 m. U3 O* |  Y. C) H7 e, H然后进入 system_stm32f0xx.c 文件
在SystemInit函数里有 SetSysClock(); ，我们修改这个函数即可
8 K( i1 z5 i; k# \' w
! L& h- J+ E, z4 v+ y

1. void SystemInit (void)
   
2. {
   6 _" u1 Y8 _5 a: x& s) l' V
3. /* Set HSION bit */
   
4. RCC->CR |= (uint32_t)0x00000001;
   
5. 
   
6. #if defined (STM32F031) || defined (STM32F072) || defined (STM32F042)
   ; f* }3 e/ @% V0 w& P$ B
7. /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits /
   
8. RCC->CFGR &= (uint32_t)0xF8FFB80C;
   
9. #else
   
10. / Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits /
    
11. RCC->CFGR &= (uint32_t)0x08FFB80C;
    
12. #endif / STM32F031*/
    $ s" c, T2 |1 r. a" ]
13. 
    * X" f- p- U/ l9 N6 x6 C
14. /* Reset HSEON, CSSON and PLLON bits */
    , C/ U# v! A! Z
15. RCC->CR &= (uint32_t)0xFEF6FFFF; //1111 1110 1111 0110 1111 1111 1111 1111
    & D5 Y8 ]: U. J% C* }+ M
16. 
    0 ~2 h5 J9 B! G$ t
17. /* Reset HSEBYP bit */
    
18. RCC->CR &= (uint32_t)0xFFFBFFFF;
    8 O3 I2 E* S( T$ b1 m
19. 
    
20. /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
    * a8 I( M9 Y- \9 Y: }* `( e+ {
21. RCC->CFGR &= (uint32_t)0xFFC0FFFF;
    / W2 @; c5 A2 {0 v" q/ r0 w
22. 
    2 B8 h! }8 b* p+ a5 ~0 [7 q7 @# _
23. /* Reset PREDIV1[3:0] bits */
    - B# P7 u- B0 g5 k
24. RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
    : [1 {  b2 M  Y: I) N5 K  J
25. 
    7 @8 R+ X/ Y8 {. O# F7 D
26. /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
    6 v" k$ V$ W0 o  x& k5 y& @9 X
27. RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
    
28. 
    
29. /* Reset HSI14 bit */
    
30. RCC->CR2 &= (uint32_t)0xFFFFFFFE;
    3 s$ y, \4 R4 L# U: L
31. 
    & s8 [7 j& d7 }, s, }  g( f
32. /* Disable all interrupts */
    
33. RCC->CIR = 0x00000000;
    ) ^  M) Y: y1 t  q  |* ]
34. 
    0 b+ W! ?1 _* p
35. /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
    3 m+ U9 L# C- G% \  L$ ^# f
36. SetSysClock();
    
37. }

复制代码

在文件system_stm32f0xx.c下修改static void SetSysClock(void)
如下：

1. static void SetSysClock(void)
   ' M- g& J* v0 N0 a# o$ c# a8 X$ B
2. {
   
3. __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
   
4. 
   
5. /* SYSCLK, HCLK, PCLK configuration ----------------------------------------/
   
6. / Enable HSI*/
   
7. RCC->CR |= ((uint32_t)RCC_CR_HSION); //RCC_CR_HSION,RCC_CR_HSEON
   / _* M9 u4 H; r5 l" T/ P1 S
8. 
   : [$ n5 s' ~* u6 {( W# }3 z% u
9. /* Wait till HSE is ready and if Time out is reached exit */
   
10. do
    5 d& B$ `+ X" o7 }. W7 S0 i* R
11. {
    4 k6 m3 L9 U0 \: _+ P  U6 A+ y
12. HSIStatus = RCC->CR & RCC_CR_HSIRDY;
    ) M* b$ P" X+ h# o- o
13. StartUpCounter++;
    / r" m5 l5 \+ D7 W
14. } while((HSIStatus == 0) && (StartUpCounter != HSI_STARTUP_TIMEOUT));
    
15. 
    ! }0 r' y" V& |9 C  e7 Z6 `( O
16. if ((RCC->CR & RCC_CR_HSIRDY) != RESET)
    7 h% q. @5 ~1 b/ x1 E( R
17. {
    / t# J" W, E5 ]5 k- z2 V6 `6 B, U; N
18. HSIStatus = (uint32_t)0x01;
    3 J2 _* X3 b5 m! W, |
19. }
    
20. else
    ; f$ k: `# s3 b  I$ Y0 t5 P3 ~% Y
21. {
    
22. HSIStatus = (uint32_t)0x00;
    # l5 Z5 X0 G$ V5 @- U. y
23. }
    + W3 ^& K: [) Y! h( w; J! ~
24. 
    
25. if (HSIStatus == (uint32_t)0x01)
    5 ^+ D% d) R# m; C% n( m) s
26. {
    4 ?9 d: j" y/ A  N- d
27. /* Enable Prefetch Buffer and set Flash Latency */
    $ b9 q5 ~  M6 ^; o
28. FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
    - V  P# U: Z5 j
29. 
    6 u" |+ }+ |* i2 R/ m4 N1 W
30. /* HCLK = SYSCLK */
    " t  P1 a; @0 i) M- b" |# p
31. RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
    
32. 
    
33. /* PCLK = HCLK */
    5 {' l  [5 r3 ~+ m8 m$ C+ _
34. RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
    
35. 
    % ?7 N+ q& ~( l5 L
36. /* PLL configuration = HSE * 6 = 48 MHz */
    
37. RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    
38. RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2  | RCC_CFGR_PLLMULL12);
    
39. 
    " Y: ~7 c0 Q' Q- Z; z
40. /* Enable PLL */
    . v, {8 Z6 p; Q! ]
41. RCC->CR |= RCC_CR_PLLON;
    " m3 @( v' S3 G" A  s
42. 
    ! g& K$ ?4 P1 F5 g& v- r
43. /* Wait till PLL is ready */
    
44. while((RCC->CR & RCC_CR_PLLRDY) == 0)
    1 J/ P) x8 d5 J
45. {
    9 o. H2 p0 g$ v, h& ?3 b& ~
46. }
    
47. 
    
48. /* Select PLL as system clock source */
    $ w* S5 z1 W) }% u/ ?; l
49. RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
    & z8 G2 B  x+ @+ V$ g
50. RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;   
    . y6 ]4 h! P, H) g2 |, x; n
51. 
    + D* v- H5 K1 l3 t; {9 K+ o
52. /* Wait till PLL is used as system clock source */
    ! W7 o2 o! x; D' b
53. while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
    ( {' @7 r* X) j& f' T+ A* b
54. {
    5 P) R+ [/ K/ C$ }: [" T3 R
55. }
    
56. 
    ' _1 `7 e3 T6 y& X( I: U% t9 n$ k
57. }
    
58. else
    
59. { /* If HSE fails to start-up, the application will have wrong clock
    + i8 U2 f$ l2 t" {$ @# s, U( H
60. configuration. User can add here some code to deal with this error */
    ; ?. W7 S$ z( L5 \, H
61. }
    % I7 P; Z: E  v1 |! `
62. }

复制代码

+ `& p& l  w9 H& c; i' \