STM32F0 单片机使用内部RC振荡器作为系统，软件修改
9 x4 |- ~8 @% O% P- b: c; M9 Q系统上电复位后，
运行如下

1. ; Reset handler routine
   6 E; b: L  b1 f! O2 a) _
2. Reset_Handler PROC
   ( y* P" i4 J$ c8 Q+ Q9 l: I
3. EXPORT Reset_Handler [WEAK]
   
4. IMPORT __main
   : \' }  F$ j+ S) t
5. IMPORT SystemInit
   : ~& t% [3 n7 ^
6. LDR R0, =SystemInit
   : \! J1 a5 r+ |- \7 d
7. BLX R0
   $ E: x& R& b- \7 ~( J/ \0 ?3 G
8. LDR R0, =__main
   2 o, t0 O9 P6 V& s* v
9. BX R0
   
10. ENDP

复制代码

然后进入 system_stm32f0xx.c 文件
在SystemInit函数里有 SetSysClock(); ，我们修改这个函数即可
4 Y5 n# u# s7 L8 |* c
; O& H( [% K* s- j

1. void SystemInit (void)
   % k7 O/ k, k1 Z- c& y; ^% l
2. {
   
3. /* Set HSION bit */
   & B: o! X" V# z2 k+ I
4. RCC->CR |= (uint32_t)0x00000001;
   
5. 
   & K( `5 \( [, Q' v( Z
6. #if defined (STM32F031) || defined (STM32F072) || defined (STM32F042)
   0 U5 c& V& t: Z% z' \& N. u) D
7. /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits /
   
8. RCC->CFGR &= (uint32_t)0xF8FFB80C;
   
9. #else
   , L* h% E& g% c  |% \
10. / Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits /
    
11. RCC->CFGR &= (uint32_t)0x08FFB80C;
    
12. #endif / STM32F031*/
    
13. 
    . _  L1 S9 x( Y0 O; _4 _
14. /* Reset HSEON, CSSON and PLLON bits */
    7 s% s3 c- d% `  E& h  C: X* n
15. RCC->CR &= (uint32_t)0xFEF6FFFF; //1111 1110 1111 0110 1111 1111 1111 1111
    
16. 
    
17. /* Reset HSEBYP bit */
    
18. RCC->CR &= (uint32_t)0xFFFBFFFF;
    8 |5 T% j" K' u# v0 z2 L
19. 
    
20. /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
    
21. RCC->CFGR &= (uint32_t)0xFFC0FFFF;
    
22. 
    
23. /* Reset PREDIV1[3:0] bits */
    0 ^* Z7 g; M) a" n+ ^! ^6 l( B
24. RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
    
25. 
    
26. /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
    
27. RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
    
28. 
    
29. /* Reset HSI14 bit */
    3 \* F) |# o! h# w7 D
30. RCC->CR2 &= (uint32_t)0xFFFFFFFE;
    
31. 
    
32. /* Disable all interrupts */
    
33. RCC->CIR = 0x00000000;
    - j- p# N. e4 y. y" k; K/ \
34. 
    5 u' U/ Z7 I  }1 A2 `' X( m
35. /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
    # _( K+ ?: M2 i9 w8 J
36. SetSysClock();
    . Z. T: I' F6 x; e4 N
37. }

复制代码

" ?- W2 y, M, Z; b5 Q在文件system_stm32f0xx.c下修改static void SetSysClock(void)
( S! W4 N4 u. _- y如下：

1. static void SetSysClock(void)
   % |8 W  `: x4 u1 F/ ^
2. {
   
3. __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
   
4. 
   " S% b6 H3 c  J( D
5. /* SYSCLK, HCLK, PCLK configuration ----------------------------------------/
   $ @" j+ O+ ]4 Y1 @
6. / Enable HSI*/
   
7. RCC->CR |= ((uint32_t)RCC_CR_HSION); //RCC_CR_HSION,RCC_CR_HSEON
   - t' T; X- A6 |3 I# ?
8. 
   6 s/ F% |6 r& g, L- r4 K  b2 b
9. /* Wait till HSE is ready and if Time out is reached exit */
   
10. do
    
11. {
    " g9 N7 g2 |" V, ]
12. HSIStatus = RCC->CR & RCC_CR_HSIRDY;
    
13. StartUpCounter++;
      U! t9 e0 Q  o; e0 H( E. Z8 m
14. } while((HSIStatus == 0) && (StartUpCounter != HSI_STARTUP_TIMEOUT));
    . H. p( X& X9 T) N* K* E
15. 
    + x9 D* J3 l8 g
16. if ((RCC->CR & RCC_CR_HSIRDY) != RESET)
    
17. {
    ) _# r1 A. ~2 C( @1 C( m+ S1 `
18. HSIStatus = (uint32_t)0x01;
    
19. }
    
20. else
    
21. {
    
22. HSIStatus = (uint32_t)0x00;
    ' x( a  H4 q7 ]& u
23. }
    
24. 
    $ k( S: N( V4 a
25. if (HSIStatus == (uint32_t)0x01)
    
26. {
    1 ]0 c3 u1 b' s) M4 s$ u
27. /* Enable Prefetch Buffer and set Flash Latency */
    
28. FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
    
29. 
      w+ m4 S0 l5 E+ G# H
30. /* HCLK = SYSCLK */
    
31. RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
    
32. 
    , f- C" z4 a, ^, B
33. /* PCLK = HCLK */
    # T; r& q2 B. O+ C; _( t  m
34. RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
    7 r( o, a$ |% }8 x
35. 
    % f# a. w- i$ l
36. /* PLL configuration = HSE * 6 = 48 MHz */
    : Q- p$ `/ f  @8 H  n: \
37. RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    ; u) M/ M6 \% @( w
38. RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2  | RCC_CFGR_PLLMULL12);
    1 B0 `+ z2 m6 r& B
39. 
    2 v+ p+ G8 K- L- q% B$ z# W+ i1 H! M9 @
40. /* Enable PLL */
    % m; W% E+ O+ z" F' |& d* s+ _
41. RCC->CR |= RCC_CR_PLLON;
    , B4 Q8 A* g) l1 k
42. 
    5 F3 W0 d: }# S5 D
43. /* Wait till PLL is ready */
    
44. while((RCC->CR & RCC_CR_PLLRDY) == 0)
    1 d$ H9 F( J% i: R6 [# x7 _: ?
45. {
    
46. }
    6 g  p* N+ Z# b9 V
47. 
    
48. /* Select PLL as system clock source */
    6 ]1 m  t% a3 W) m
49. RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
    
50. RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;   
    ; @& W/ W# D2 Z( c
51. 
    
52. /* Wait till PLL is used as system clock source */
    ) U3 u" ~9 v1 w% \2 @7 G) W
53. while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
    $ R! c$ E) m- b% G
54. {
    / H0 w" V- f/ n, B% |
55. }
    ) a) l5 ?# r0 Y% e" R3 t, X4 l
56. 
    
57. }
    
58. else
    5 K  ^, K, z( S% m4 D( I! r& ]* Y) _
59. { /* If HSE fails to start-up, the application will have wrong clock
    
60. configuration. User can add here some code to deal with this error */
    
61. }
    
62. }

复制代码

9 x. {4 L- A6 s. u9 V, W, y5 E