STM32F0 单片机使用内部RC振荡器作为系统，软件修改
, A2 a2 \0 B3 a1 `$ ?. w& S系统上电复位后，
0 q' `7 |- S9 ^, v+ a4 o  h运行如下

1. ; Reset handler routine
   
2. Reset_Handler PROC
   ' L# X# X, C) P5 B2 ^( S2 ~
3. EXPORT Reset_Handler [WEAK]
   
4. IMPORT __main
   $ b/ E0 }5 B3 j5 E! g
5. IMPORT SystemInit
   " F$ C" d7 @$ t4 x/ ?* v: d
6. LDR R0, =SystemInit
   
7. BLX R0
   
8. LDR R0, =__main
   
9. BX R0
   
10. ENDP

复制代码

* C$ |2 \6 |& [& m- E; c然后进入 system_stm32f0xx.c 文件
1 ?2 d3 \  d; t% e在SystemInit函数里有 SetSysClock(); ，我们修改这个函数即可
( x  F, i$ S( X/ S
  R0 b; M3 }2 a

1. void SystemInit (void)
   # G' M( G5 u" Z5 p& O" S
2. {
   : h  |& `. _$ E. o
3. /* Set HSION bit */
   9 v2 H3 V) \, m1 v! ~7 e
4. RCC->CR |= (uint32_t)0x00000001;
   
5. 
   + H+ z0 j2 t, t' ]- J! h
6. #if defined (STM32F031) || defined (STM32F072) || defined (STM32F042)
   
7. /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits /
   
8. RCC->CFGR &= (uint32_t)0xF8FFB80C;
   : L. ?8 V+ f$ G- B7 N* `3 F
9. #else
   
10. / Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits /
    
11. RCC->CFGR &= (uint32_t)0x08FFB80C;
    / O; k5 V, Z  R7 e
12. #endif / STM32F031*/
    0 Z! a& l' W: H) o6 l0 C- O" m
13. 
    2 M! L$ l* W! \0 V% L1 V
14. /* Reset HSEON, CSSON and PLLON bits */
    
15. RCC->CR &= (uint32_t)0xFEF6FFFF; //1111 1110 1111 0110 1111 1111 1111 1111
    
16. 
    
17. /* Reset HSEBYP bit */
    
18. RCC->CR &= (uint32_t)0xFFFBFFFF;
    " a' c  y$ m: r( \7 J0 _
19. 
    
20. /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
    # [+ o( w# s5 W/ o% z
21. RCC->CFGR &= (uint32_t)0xFFC0FFFF;
    / X0 O0 C1 G8 z$ v. G
22. 
    * y$ g1 ^& V+ D7 s1 s6 b1 c
23. /* Reset PREDIV1[3:0] bits */
    ! D9 K; G8 [. S
24. RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
    
25. 
    
26. /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
    
27. RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
    " e5 F% J$ n& S: X! _7 x- S
28. 
    
29. /* Reset HSI14 bit */
    0 D" t  A* |9 O: b! ~* B
30. RCC->CR2 &= (uint32_t)0xFFFFFFFE;
    
31. 
    
32. /* Disable all interrupts */
    
33. RCC->CIR = 0x00000000;
    
34. 
      V3 b6 V) M* N9 C& d! z  m
35. /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
    : q) @$ E" A* l* p5 v3 d$ Z
36. SetSysClock();
    ; m/ V; U/ T+ p
37. }

复制代码

8 Q& W4 W& \* I! G9 t' B  K在文件system_stm32f0xx.c下修改static void SetSysClock(void)
, W( Q$ z/ ~; R) A0 H6 f8 E如下：

1. static void SetSysClock(void)
   ( w' [% w) q9 m6 f, @, {) j% c/ i
2. {
   6 O7 k3 \( j+ {: r. H/ f6 V) N
3. __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
   
4. 
   4 {' p$ B( K) i9 k9 ^
5. /* SYSCLK, HCLK, PCLK configuration ----------------------------------------/
   
6. / Enable HSI*/
   * Y. X* Z7 O# E* r- ]
7. RCC->CR |= ((uint32_t)RCC_CR_HSION); //RCC_CR_HSION,RCC_CR_HSEON
   8 c3 F$ U9 Z; H' c4 I# x, V
8. 
   
9. /* Wait till HSE is ready and if Time out is reached exit */
   
10. do
    
11. {
    
12. HSIStatus = RCC->CR & RCC_CR_HSIRDY;
    
13. StartUpCounter++;
    
14. } while((HSIStatus == 0) && (StartUpCounter != HSI_STARTUP_TIMEOUT));
    ) |0 ^+ h4 z5 y9 N/ H& _
15. 
    . U2 K5 p+ O; W6 b3 D
16. if ((RCC->CR & RCC_CR_HSIRDY) != RESET)
    % G+ D6 L& f2 N0 U/ V' L
17. {
    " E" A+ [* M3 L  k& k: Q
18. HSIStatus = (uint32_t)0x01;
    - R, C3 o  S* P7 F( `
19. }
    ! ]" s6 d. _/ W+ C  q! P9 M( R6 C6 U
20. else
    
21. {
    6 k" K# A+ Q- \  U7 _, D
22. HSIStatus = (uint32_t)0x00;
    + c7 h: @! e" o8 \
23. }
    ' X  P& H; e) O$ k4 W: ?
24. 
    , c8 Q# Z2 d% N1 {7 x7 h' b
25. if (HSIStatus == (uint32_t)0x01)
    
26. {
    
27. /* Enable Prefetch Buffer and set Flash Latency */
    
28. FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
    ' P$ ~" x* M$ ~& i
29. 
    7 M1 _# E% T1 K' g- m. T' \' X
30. /* HCLK = SYSCLK */
    
31. RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
    
32. 
    6 C( A) B7 U1 p" k
33. /* PCLK = HCLK */
    
34. RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
    
35. 
    
36. /* PLL configuration = HSE * 6 = 48 MHz */
    
37. RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    
38. RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2  | RCC_CFGR_PLLMULL12);
    6 `3 c& k) F4 @* g4 j# N
39. 
    
40. /* Enable PLL */
    
41. RCC->CR |= RCC_CR_PLLON;
    
42. 
    * A8 Q3 Q4 K* B7 C8 n; V6 }
43. /* Wait till PLL is ready */
    
44. while((RCC->CR & RCC_CR_PLLRDY) == 0)
    
45. {
    5 ~) K; Y5 X/ I9 g; u
46. }
    
47. 
    
48. /* Select PLL as system clock source */
    
49. RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
    3 s; B2 |8 ~; ~& Q5 l9 Z6 M- g/ v
50. RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;   
    ) ^. m5 l3 Z9 E5 K3 N8 g' a) G
51. 
    2 s& U/ J" n4 @1 i/ p5 D. b4 A" z
52. /* Wait till PLL is used as system clock source */
    7 A/ w. W7 C! M5 |! b; w: J/ Q# G
53. while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
    
54. {
    
55. }
    9 `5 f, B8 f* C2 ]7 r0 _; ~
56. 
    ! Y" F/ _' O  S* A7 d( `$ C/ E! ^2 ~
57. }
    ( \. x0 m+ G& h
58. else
    " ~4 q  G; B( d5 g
59. { /* If HSE fails to start-up, the application will have wrong clock
    & g7 q7 M  e) t( ~' K
60. configuration. User can add here some code to deal with this error */
    
61. }
    ( I8 @& f( m+ o- w( }' m
62. }

复制代码

  L5 r- Y7 k+ t5 f1 T: j5 N" u! ^