STM32F0 单片机使用内部RC振荡器作为系统，软件修改
系统上电复位后，
$ E) g% R6 \3 O7 M4 n/ X运行如下

1. ; Reset handler routine
   
2. Reset_Handler PROC
   7 V) @. {; O. I( h
3. EXPORT Reset_Handler [WEAK]
   : S( |: D- x4 a1 S/ y$ g% `7 k, h' J  C
4. IMPORT __main
   , Y* R$ j  c8 k% q
5. IMPORT SystemInit
   
6. LDR R0, =SystemInit
   
7. BLX R0
   
8. LDR R0, =__main
   $ P' `+ E6 q: g7 X4 z
9. BX R0
   
10. ENDP

复制代码

2 V! c- O% Y) G然后进入 system_stm32f0xx.c 文件
在SystemInit函数里有 SetSysClock(); ，我们修改这个函数即可

1. void SystemInit (void)
   , s( K- \% p9 z2 ?
2. {
   
3. /* Set HSION bit */
   
4. RCC->CR |= (uint32_t)0x00000001;
   ' e( a& h* a  T5 B, f: z, F% x/ Z
5. 
   5 ]! R# F& F5 K3 C
6. #if defined (STM32F031) || defined (STM32F072) || defined (STM32F042)
   : G( E8 @- H: K  E" L1 @  v
7. /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits /
   & ]3 n. G. G. [8 C& Q6 ~" B6 U
8. RCC->CFGR &= (uint32_t)0xF8FFB80C;
   & _: d) H" J5 x1 z% N: u# M3 m
9. #else
   6 Q) H6 _9 _$ Y, c: \6 D
10. / Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits /
    
11. RCC->CFGR &= (uint32_t)0x08FFB80C;
    : s* E/ W! [- c: i7 w- J4 G
12. #endif / STM32F031*/
    
13. 
    
14. /* Reset HSEON, CSSON and PLLON bits */
    
15. RCC->CR &= (uint32_t)0xFEF6FFFF; //1111 1110 1111 0110 1111 1111 1111 1111
    8 k2 ~+ S: L. d, V+ W% F  S
16. 
    ) h* c% J1 S  Y# h  p0 o
17. /* Reset HSEBYP bit */
    
18. RCC->CR &= (uint32_t)0xFFFBFFFF;
    
19. 
    
20. /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
    
21. RCC->CFGR &= (uint32_t)0xFFC0FFFF;
    
22. 
    
23. /* Reset PREDIV1[3:0] bits */
    
24. RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
    
25. 
    . z' t  v) T4 u4 E7 ]* P1 e
26. /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
    
27. RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
    : J$ \: r3 f8 E0 B& F3 ?5 u9 l, z
28. 
    % f) ~, c3 O; g* F6 O+ I! m
29. /* Reset HSI14 bit */
    ; U0 p7 c! ^) ^: l' T: L% {  Q+ A- q
30. RCC->CR2 &= (uint32_t)0xFFFFFFFE;
    3 B! ?" i+ d, h
31. 
    
32. /* Disable all interrupts */
    8 C; y/ `0 l# E
33. RCC->CIR = 0x00000000;
    
34. 
    . R# o1 d6 \: _* l; e) \
35. /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
    6 D6 }8 q6 L) ~8 o+ W' |
36. SetSysClock();
    9 j3 K% p9 j0 N3 r6 J
37. }

复制代码

: R7 y" A  l, ]' E. G在文件system_stm32f0xx.c下修改static void SetSysClock(void)
" L. }( e- J- w. g( X如下：
' b/ T# k! [! n1 [8 s' ?

1. static void SetSysClock(void)
   ) B1 d: H- L& P3 L" k
2. {
   
3. __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
   # x, V" k: P. s
4. 
   
5. /* SYSCLK, HCLK, PCLK configuration ----------------------------------------/
   5 h2 I4 K7 \$ S1 B$ E" B
6. / Enable HSI*/
   
7. RCC->CR |= ((uint32_t)RCC_CR_HSION); //RCC_CR_HSION,RCC_CR_HSEON
   * ]" A# C! e3 V! w8 c0 a7 \
8. 
   
9. /* Wait till HSE is ready and if Time out is reached exit */
   
10. do
    $ }* J! r: r& Y' W1 L" T
11. {
    
12. HSIStatus = RCC->CR & RCC_CR_HSIRDY;
    
13. StartUpCounter++;
    
14. } while((HSIStatus == 0) && (StartUpCounter != HSI_STARTUP_TIMEOUT));
    " P( _2 a0 l: {
15. 
    
16. if ((RCC->CR & RCC_CR_HSIRDY) != RESET)
    
17. {
    
18. HSIStatus = (uint32_t)0x01;
    7 e) {9 I2 n: Z% ^  V$ s
19. }
    
20. else
    : v+ I: F6 H" e
21. {
    ( k- {7 c! K! b% O/ s+ |5 M7 W; a
22. HSIStatus = (uint32_t)0x00;
    
23. }
    
24. 
    
25. if (HSIStatus == (uint32_t)0x01)
    
26. {
      v2 e2 W% ^- j5 ]; H! W  `
27. /* Enable Prefetch Buffer and set Flash Latency */
    
28. FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
    
29. 
    0 E' S. N* d. b8 S/ R
30. /* HCLK = SYSCLK */
    
31. RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
    / P- Z& h1 k5 V! X* @' w# E4 p" {# n
32. 
    1 ]  G+ t/ B, k# P5 I6 f
33. /* PCLK = HCLK */
    
34. RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
    2 `1 W3 c0 v4 b4 p7 ?
35. 
    
36. /* PLL configuration = HSE * 6 = 48 MHz */
    
37. RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    ; t) E8 ^, r' x$ U2 p* W9 g
38. RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2  | RCC_CFGR_PLLMULL12);
    
39. 
    
40. /* Enable PLL */
    
41. RCC->CR |= RCC_CR_PLLON;
    & y, N) ?; k/ K5 E& R) `
42. 
    
43. /* Wait till PLL is ready */
    
44. while((RCC->CR & RCC_CR_PLLRDY) == 0)
    
45. {
    + P5 L/ |1 |9 i: A  F" G0 F
46. }
    
47. 
    
48. /* Select PLL as system clock source */
    
49. RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
    % V) t( c' j( S" \* z' |1 N
50. RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;   
    4 s* I; E9 b4 S4 B5 b
51. 
    2 a3 \. R# _6 d9 m/ R
52. /* Wait till PLL is used as system clock source */
    " l3 r5 B& j+ p6 h, O2 `3 L
53. while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
    : g% ~5 n+ W* B% J, G) S9 I
54. {
    - {& Z; o0 [$ w. i: o  \2 W
55. }
    
56. 
    
57. }
    
58. else
    
59. { /* If HSE fails to start-up, the application will have wrong clock
    
60. configuration. User can add here some code to deal with this error */
    
61. }
    
62. }

复制代码