STM32F0 单片机使用内部RC振荡器作为系统，软件修改
" n$ m* T! [. e4 S3 h; ?+ A系统上电复位后，
运行如下
+ }4 P: ~. g* P1 N* f9 N

1. ; Reset handler routine
   
2. Reset_Handler PROC
   / |8 y2 b7 ^  @
3. EXPORT Reset_Handler [WEAK]
   * t# A1 L& o$ }! n8 A+ a, s. e
4. IMPORT __main
   
5. IMPORT SystemInit
   . V% d- r. Z: a: p+ |
6. LDR R0, =SystemInit
   + f' G! ?6 l- S5 m& i
7. BLX R0
   + i! q6 ^+ ?8 [: s2 e( R! q
8. LDR R0, =__main
   ! K6 J3 m3 D+ ]: k6 y
9. BX R0
   1 [4 }) x: U8 B- J2 M* a
10. ENDP

复制代码

0 {" G! v$ L) k/ a/ a+ `4 D8 f4 S然后进入 system_stm32f0xx.c 文件
9 h3 q, k# \! ]在SystemInit函数里有 SetSysClock(); ，我们修改这个函数即可

1. void SystemInit (void)
   
2. {
   
3. /* Set HSION bit */
   / N! E0 T5 P# O
4. RCC->CR |= (uint32_t)0x00000001;
   " Q) S7 y4 M3 R  h. C
5. 
   ( ]$ d, D/ x3 v
6. #if defined (STM32F031) || defined (STM32F072) || defined (STM32F042)
   
7. /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits /
   
8. RCC->CFGR &= (uint32_t)0xF8FFB80C;
   
9. #else
   $ q9 N$ o! Y) B, Y2 j& \) a
10. / Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits /
    5 u" q5 i# j* ^& m: I- `6 r
11. RCC->CFGR &= (uint32_t)0x08FFB80C;
    
12. #endif / STM32F031*/
    
13. 
    ( i5 z( z1 c/ z9 D1 ]% }
14. /* Reset HSEON, CSSON and PLLON bits */
    : D4 L# [3 k1 t2 u5 A
15. RCC->CR &= (uint32_t)0xFEF6FFFF; //1111 1110 1111 0110 1111 1111 1111 1111
    
16. 
    , P) \& h3 r( U5 ~
17. /* Reset HSEBYP bit */
    
18. RCC->CR &= (uint32_t)0xFFFBFFFF;
    
19. 
    
20. /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
    
21. RCC->CFGR &= (uint32_t)0xFFC0FFFF;
    
22. 
    & _! F% @) n' @' B
23. /* Reset PREDIV1[3:0] bits */
    
24. RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
    4 {1 u$ l  ]$ m! b* o1 j
25. 
    
26. /* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
    
27. RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
    
28. 
    
29. /* Reset HSI14 bit */
    . S. v- b4 m, V' j" f' D
30. RCC->CR2 &= (uint32_t)0xFFFFFFFE;
    / V3 s+ a+ m  P$ [. S9 e7 q
31. 
    2 @5 k& }6 e0 z6 F* E
32. /* Disable all interrupts */
    ) n4 b, ^; K/ w) e: ?1 j. e
33. RCC->CIR = 0x00000000;
    
34. 
    , s% u4 q" d4 B$ s3 k& m# x: I8 o
35. /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
    * V" L! k! x! C
36. SetSysClock();
    - ?- E' p5 t+ e, i
37. }

复制代码

5 s1 S$ l1 Y% T5 U# M5 S# [在文件system_stm32f0xx.c下修改static void SetSysClock(void)
如下：
& R  Z2 `$ L( r) k7 w

1. static void SetSysClock(void)
     O) L3 E, _. {. C9 m
2. {
   & q9 S. q5 N" j$ ?6 o1 g
3. __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
   
4. 
   
5. /* SYSCLK, HCLK, PCLK configuration ----------------------------------------/
   
6. / Enable HSI*/
   
7. RCC->CR |= ((uint32_t)RCC_CR_HSION); //RCC_CR_HSION,RCC_CR_HSEON
   
8. 
   
9. /* Wait till HSE is ready and if Time out is reached exit */
   
10. do
    
11. {
    # I& |% R, ^6 E" d+ A' A$ v
12. HSIStatus = RCC->CR & RCC_CR_HSIRDY;
    9 }( k  h6 N' p' V$ [
13. StartUpCounter++;
    
14. } while((HSIStatus == 0) && (StartUpCounter != HSI_STARTUP_TIMEOUT));
    
15. 
    : j9 t. g( Q  ~. S) {- S
16. if ((RCC->CR & RCC_CR_HSIRDY) != RESET)
    1 W% R$ \8 k9 Y, Z0 H7 j
17. {
    
18. HSIStatus = (uint32_t)0x01;
    2 F- L$ p# ^0 G
19. }
    
20. else
    , Z: ~2 D. }6 |* U6 K/ Z( M7 m
21. {
    
22. HSIStatus = (uint32_t)0x00;
    
23. }
    
24. 
    ; l. j1 |% S3 {7 @, J& t! d) q. W
25. if (HSIStatus == (uint32_t)0x01)
    
26. {
    9 t* L3 d5 q8 [
27. /* Enable Prefetch Buffer and set Flash Latency */
    
28. FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
    3 l, s2 U1 ]0 q* f# e7 M
29. 
    
30. /* HCLK = SYSCLK */
    3 N! j3 c* E/ C/ k+ K
31. RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
    
32. 
    8 l8 F5 X0 X8 {' |3 n$ B# b" q
33. /* PCLK = HCLK */
    
34. RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
    
35. 
    
36. /* PLL configuration = HSE * 6 = 48 MHz */
    
37. RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    
38. RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2  | RCC_CFGR_PLLMULL12);
    & U7 C" E: ~2 C7 w. }
39. 
    * n( D) d% ^' U% J: _
40. /* Enable PLL */
    
41. RCC->CR |= RCC_CR_PLLON;
    6 z" n# A5 C8 r- z" Y' B
42. 
    8 Z2 _6 I8 J$ a" V9 g# y- E
43. /* Wait till PLL is ready */
    
44. while((RCC->CR & RCC_CR_PLLRDY) == 0)
    
45. {
    8 H, P8 d2 ]$ J) s! k/ H8 ]
46. }
    
47. 
    8 t; B0 L$ I' w3 e  }
48. /* Select PLL as system clock source */
    ( Z5 N' K  S+ @
49. RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
    
50. RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;   
    
51. 
    
52. /* Wait till PLL is used as system clock source */
    
53. while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
    / M! Y! \5 @7 ^* ^
54. {
    
55. }
    
56. 
    
57. }
    
58. else
    , t% H0 ]0 |1 f. G. m
59. { /* If HSE fails to start-up, the application will have wrong clock
    2 e2 X( y2 R4 a8 X( `
60. configuration. User can add here some code to deal with this error */
    # k- J) f$ _3 M0 S9 _: `: K
61. }
    
62. }

复制代码

3 B7 R4 s: f* Y7 h
+ P3 a( U+ p( {7 k0 M
8 ~! R; f( z9 Z( h! W