你的浏览器版本过低,可能导致网站不能正常访问!
为了你能正常使用网站功能,请使用这些浏览器。

STM32_深圳峰会_黑客松,奖品开箱

[复制链接]
ghost110 发布时间:2021-5-12 10:19
感谢管理“Seven”,因为工作原因不能实地参加STM32的深圳会议,在seven管理的热心组织下,通过线上直播让我了解了这一次的技术盛况,从开始的技术讲解到后期的竞赛直播,各个阶段都充分体现了专业性、素养性。不但使我学习了知识,同时也更好的了解了STM32的相关技术和使用场景,对我个人是一个很大的提升,在此对ST公司和seven管理再次表示感谢。$ h/ ~  @# O* E6 u/ U& E
在黑客松的比赛中通过各个参赛队伍的作品,看到了不同的创意,产品技术是固定的,关键看人怎么使用。同样的平台,不同的思考方向,差异化的使用方法,打造出不同的产品方案。十分棒。在观看的过程中有幸获得抽奖奖品“STM32G474”,目前已经收到。谢谢。2 J( U/ |2 E# z& N) @# g
希望以后的活动更加丰富,开发出更多的产品。
5 U# Y$ L! \8 g4 W$ t1 [) k' W* T# l2 M: @8 |$ ~( x* D& f, [/ [
5 Y6 u( k2 l: E. o; t* @
* J8 V. u4 A; |9 f6 k3 W  l6 w
3 P1 R2 D, @+ g& k; T# O+ P0 U5 g
描述( `2 q/ g' r9 g1 _9 U- s4 {
The STM32G474xB/xC/xE devices are based on the high-performance Arm® Cortex®-M4 32-bit RISC core. They operate at a frequency of up to 170 MHz. The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application’s security.
; W! H! }$ Q4 Z& Q. dThese devices embed high-speed memories (512 Kbytes of Flash memory, and 128 Kbytes of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI Flash memory interface, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.
) P# p; b1 [  P% J/ B; @8 H4 |3 e6 TThe devices also embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, securable memory area and proprietary code readout protection.
; E/ E3 a3 Z; E  pThe devices embed peripherals allowing mathematical/arithmetic function acceleration (CORDIC for trigonometric functions and FMAC unit for filter functions).
' X) N7 s+ R3 X9 u, qThey offer five fast 12-bit ADCs (5 Msps), seven comparators, six operational amplifiers, seven DAC channels (3 external and 4 internal), an internal voltage reference buffer, a low-power RTC, two general-purpose 32-bit timers, three 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and one 16-bit low-power timer, and high resolution timer with 184 ps resolution.
8 N; [# h7 W9 X+ HThey also feature standard and advanced communication interfaces such as:
3 |2 N6 u% ?/ P4 u+ ]% t$ r所有功能$ ]4 B* K+ R2 o- A" `. K
Core: Arm® 32-bit Cortex®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 170 MHz with 213 DMIPS, MPU, DSP instructions2 d' s" t! t" X
Operating conditions:
- A+ N" Y+ \3 }1 {! V# U5 AVDD, VDDA voltage range: 1.71 V to 3.6 V
1 z0 t9 G8 G& a- J* Q: V$ wMathematical hardware accelerators" G8 Q& W' e, |' B$ k3 M' {6 O
CORDIC for trigonometric functions acceleration
9 \- p! i! t9 }) i/ fFMAC: filter mathematical accelerator
6 k9 O4 e/ Q+ f$ x# `) O8 ]Memories
3 a" G3 X5 A) P! @512 Kbytes of Flash memory with ECC support, two banks read-while-write, proprietary code readout protection (PCROP), securable memory area, 1 Kbyte OTP
7 |& M# [4 p# T" V0 L& e4 S6 g96 Kbytes of SRAM, with hardware parity check implemented on the first 32 Kbytes) e2 [- M5 |1 p) V
Routine booster: 32 Kbytes of SRAM on instruction and data bus, with hardware parity check (CCM SRAM): x3 v1 r! e( b. S/ k; }
External memory interface for static memories FSMC supporting SRAM, PSRAM, NOR and NAND memories
( F  X9 P/ ]- p. i% E) l4 IQuad-SPI memory interface# B- M4 ~, Z( P( R, W4 \
Reset and supply management  S3 g& o! x2 Y  n) }5 q1 s
Power-on/power-down reset (POR/PDR/BOR)
6 B  ~& ]# X) m$ A, l( `Programmable voltage detector (PVD)% s/ D. f8 s# H+ l
Low-power modes: sleep, stop, standby and shutdown
4 q" b( E! K; ?: l- d) h3 o4 YVBAT supply for RTC and backup registers, x" w, a- a5 x
Clock management! z) d: G. @" X0 m/ e7 A2 E- p
4 to 48 MHz crystal oscillator- m- T$ }+ ~1 v4 `- J
32 kHz oscillator with calibration3 P% S/ r. x; l+ x9 t. s
Internal 16 MHz RC with PLL option (± 1%)
$ B- C2 }4 b" V$ a3 kInternal 32 kHz RC oscillator (± 5%)( S) W, \0 ^+ J% `* G, k* a
Up to 107 fast I/Os
6 k2 @6 a! b$ Q! f7 S7 kAll mappable on external interrupt vectors
+ g" r! R, D+ R$ \- x5 W, ?Several I/Os with 5 V tolerant capability
) n4 y0 M' o' C( `% ?Interconnect matrix+ w# j) D1 }) _# i4 B- A  W
16-channel DMA controller
! ?* C' }; ^4 |% k$ l5 x 12-bit ADCs 0.25 µs, up to 42 channels. Resolution up to 16-bit with hardware oversampling, 0 to 3.6 V conversion range
8 {9 j: m* _  S- w; }% Y7 x 12-bit DAC channels
7 K$ u+ ^' O# f3 x buffered external channels 1 MSPS
2 A: |* l- ]  @* t8 P) \! Y4 x unbuffered internal channels 15 MSPS$ A1 q' t6 L1 A  o" s/ J$ }- D2 o
7 x ultra-fast rail-to-rail analog comparators$ ]& }) W* p) T/ n  `4 j! i: k# g0 ~$ P
6 x operational amplifiers that can be used in PGA mode, all terminals accessible/ s" ~# z: U$ F
Internal voltage reference buffer (VREFBUF) supporting three output voltages (2.048 V, 2.5 V, 2.95 V)* J* Z3 r* B! E, g9 f
17 timers:' D. f( t  w) b; q
HRTIM (Hi-Resolution and complex waveform builder): 6 x16-bit counters, 184 ps resolution, 12 PWM, E7 B& y. n- o/ ~4 z
2 x 32-bit timer and 2 x 16-bit timers with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input0 J5 y  {  `5 N
3 x 16-bit 8-channel advanced motor control timers, with up to 8 x PWM channels, dead time generation and emergency stop* g+ u9 `6 h6 J, z1 a& `* z( r
1 x 16-bit timer with 2 x IC/OCs, one OCN/PWM, dead time generation and emergency stop& X- D' X: J6 Y2 E! ?
2 x 16-bit timers with IC/OC/OCN/PWM, dead time generation and emergency stop. ~' t* f% ^" E& T0 w
2 x watchdog timers (independent, window)8 i6 D* i% ~' W3 i, S: T; b. z
1 x SysTick timer: 24-bit downcounter
! Z  y; v& b& K3 C& _2 x 16-bit basic timers
  T5 ?( [6 O) s# K1 x low-power timer
) K# r: R3 }5 H  S9 p) [9 r8 ]' t" sCalendar RTC with alarm, periodic wakeup from stop/standby
, n: S# ^; u- d4 cCommunication interfaces
1 E1 O8 i4 T# ^  I% m% M3 z) |3 x FDCAN controller supporting flexible data rate) Y/ ~# l+ f- ~$ t. c5 Q. h
4 x I2C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from stop
3 e8 G- g$ F# U# u6 C. e5 x USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)+ D) H3 s- @. S
1 x LPUART
5 ]$ j9 c8 s. y# Y4 x SPIs, 4 to 16 programmable bit frames, 2 x with multiplexed half duplex I2S interface
- M; r: m7 U, p$ g1 x SAI (serial audio interface): G1 e/ f7 f# \
USB 2.0 full-speed interface with LPM and BCD support
; I8 L- B1 g4 S/ p7 h6 u1 X, n8 o/ xIRTIM (infrared interface)6 l; u! {0 B5 M3 I
USB Type-C™ /USB power delivery controller (UCPD)! F+ b# I, M4 f- _
True random number generator (RNG)' C3 g0 G  W7 E8 g
CRC calculation unit, 96-bit unique ID2 r' `" s0 c- @$ f3 C" w
Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™7 W: S  q9 Y5 [3 d$ i$ t' b1 t
STM32G474 (4).jpg
STM32G474 (5).jpg
STM32G474 (3).jpg
STM32G474 (2).jpg
STM32G474 (1).jpg
1 收藏 评论0 发布时间:2021-5-12 10:19

举报

0个回答
关于
我们是谁
投资者关系
意法半导体可持续发展举措
创新与技术
意法半导体官网
联系我们
联系ST分支机构
寻找销售人员和分销渠道
社区
媒体中心
活动与培训
隐私策略
隐私策略
Cookies管理
行使您的权利
官方最新发布
STM32Cube扩展软件包
意法半导体边缘AI套件
ST - 理想汽车豪华SUV案例
ST意法半导体智能家居案例
STM32 ARM Cortex 32位微控制器
关注我们
st-img 微信公众号
st-img 手机版